gEDA-user: Re: iverilog: Parameters of Parameters

[lingwitt at bellsouth.net]

On 30 Apr 2007, at 10:20:13 PM, Stephen Williams wrote:

> I've looked at the thread in comp.lang.verilog. The parameter
> definition circularity problem is nasty, but a carefully contained
> extension (a la the way Modelsim handles it) seems plausible.
> This is a good candidate for the Feature Request list, I think.

While I would like to see such a feature,
I've found that XST, the synthesis tool
from Xilinx, does not support it (even
though ModelSim apparently does).

I suppose, then, it would be a bad idea to
add to iverilog.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://www.seul.org/pipermail/geda-user/attachments/20070501/73234a03/attachment.html