gEDA-dev: Profiling :PCB profiling with the Hell board (Gerbv profilers look too)

[Peter Clifton]

Just in case anyone is interested, attached show example of profiling
output from running PCB with the hellboard.

Clearly the "intersect" routine is consuming the most here, with 58% of
of the profile time in THIS function. Cumulatively, (that is including
any functions called FROM "intersect", it is 78% of profile time.

Anyway... looks like there is an obvious place to start hacking.

If only the Cairo profiles looked like this.. they usually seem mostly
flat, with only high points being functions "expected" to consume time.
(And often already MMX optimised etc.)

Best wishes,

-- 
Peter Clifton

Electrical Engineering Division,
Engineering Department,
University of Cambridge,
9, JJ Thomson Avenue,
Cambridge
CB3 0FA

Tel: +44 (0)7729 980173 - (No signal in the lab!)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: profile_screenshot.jpg
Type: image/jpeg
Size: 69971 bytes
Desc: not available
Url : http://www.seul.org/pipermail/geda-dev/attachments/20080110/a53104d6/attachment-0001.jpg