gEDA-dev: [pcb] thin lines for assembly layer?

[Peter TB Brett]

On Wednesday 09 August 2006 04:21, DJ Delorie wrote:
> For one of my recent footprints, I added an 0.01 mil silk where the
> physical part was, so I could verify the pads and such.  It got me to
> thinking, maybe we could special-case "thin" silk to be used for the
> assembly drawing?  I.e. if silk is <0.1mil, it's not drawn on the
> regular silk print, but is drawn on the assembly print.  For the GUI,
> it's drawn just like it is now.
>
> I'd rather have a special layer just for assembly, but that means
> adding to the Element file format and major changes to pcb to support
> it all.  The thin-silk change is a hack, but a small hack and no file
> format changes are required.
>
> Thoughts?  Should we wait until the hard "more layer types" change is
> made, or add the hack now?

Wait.  One of the most common requests I hear from Cambridge users is for a 
mechanical layer in PCB.

Even if it does require major backwards-compatibility breakage, I think that 
it's worth doing as soon as you guys can find the time to do it.

A little hack now is a huge mess to clear up in 6 months time, in my 
experience!

Peter

-- 
Fisher Society publicity officer            http://tinyurl.com/o39w2
CUSBC novices, match and league secretary   http://tinyurl.com/mwrc9
Quake II build tools maintainer             http://tinyurl.com/fkldd

v2sw6YShw7$ln5pr6ck3ma8u6/8Lw3+2m0l7Ci6e4+8t4Eb8Aen5+6g6Pa2Xs5MSr5p4
  hackerkey.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 189 bytes
Desc: not available
Url : http://www.seul.org/pipermail/geda-dev/attachments/20060809/3122ab4f/attachment.pgp